

Sub C1
Sub P1

~~Bulent Dervisoglu et al.
Application No.: 09/275,726
Page 2~~

PATENT

Sub P1
Sub C2

11 operation clock rates, said sets of system operation signals stored in said memory so that said
12 sets of system operation signals are retrievable.

1 10. (Amended three times) An integrated circuit comprising
2 an interface for coupling to an external diagnostic processor;
3 a unit responsive to instructions from said external diagnostic processor for
4 capturing sets of sequential system operation signals of said integrated circuit;
5 a plurality of probe lines coupled to said unit for carrying said system operation
6 signals from predetermined probe points of said integrated circuit, wherein said probe lines
7 comprise strings of storage elements providing signal paths from said probe points to said unit,
8 said signal paths capable of moving said sets of sequential system operation signals at system
9 operation clock rates;
10 a memory coupled to said unit and to said interface, said sets of sequential system
11 operation signals stored in said memory at one or more clock signal rates internal to said
12 integrated circuit and retrieved from said memory through said interface to said external process
13 at one or more clock signal rates external to said integrated circuit so that said external
14 diagnostics processor can process said captured system operation signals.

Sub P2
Sub C3

1 15. (Amended three times) A method of operating an integrated circuit
2 having logic blocks, a control unit, a memory and a plurality of probe lines of said logic blocks,
3 said method comprising
4 operating said logic blocks to perform normal system operations at one or more
5 system clock signal rates internal to said integrated circuit to produce sets of system operation
6 signals;
7 enabling said probe lines responsive to said control unit to capture and carry said
8 sets of system operation signals of said logic blocks at said system clock signal rates internal to
9 said integrated circuit;
10 retrieving said sets of system operation signals from said logic blocks along said
11 probe lines at said system clock signal rates internal to said integrated circuit,
12 storing said sets of system operation signals in said memory at said system clock
13 signal rates internal to said integrated circuit; and

Q3
QDn't 14 *Sub*
15
Bulent Dervisoglu et al.
Application No.: 09/275,726
Page 3

PATENT

processing said sets of stored system operation signals to perform test and debug operations of said logic blocks of said integrated circuit.

REMARKS

Reconsideration of the present patent application, as supplementarily amended, is respectfully requested.

First, the undersigned attorney wishes to thank the Examiner for his courtesy and effort to expedite prosecution of the present application at the telephone interviews of July 23 and 26, 2001. At the first interview the Examiner informed the attorney of newly found U.S. Patent No. 5,495,486, which issued February 27, 1996 to T. Gheewala. In the subsequent interview on July 26, 2001, the undersigned attorney and Examiner discussed the relevance of the Gheewala reference with respect to applicants' pending independent claims 1 and 10. No agreement was reached, but the Examiner suggested that the applicants submit their arguments and any accompanying amendments in writing for full consideration. This supplemental amendment is a response to that suggestion.

From the interviews the applicants understand that the Examiner believes that the Gheewala '486 patent might teach the claimed "storage elements," added by the applicants in their Amendment of July 5, 2001. The applicants do not believe that the Gheewala patent has such a teaching for at least three reasons: 1) Unlike the applicants' claims, the "storage elements" of Gheewala are the integrated circuit constituents being tested and not constituents doing the testing; 2) Though having the same terminology as the applicants' claims, the "probe lines" of the Gheewala patent are control lines and do not carry system operation signals as called for by the applicants' claims; and 3) Even assuming that the sense lines of the Gheewala patent are to be analogized to the applicant's probe lines, the sense lines do not meet the language of the applicants' claims. Furthermore, to better point out their invention, the applicants have amended independent claims 1, 10 and 15 in this Supplemental Amendment.

In the first place, the Examiner has apparently assumed that from the similarity of language, i.e., "storage elements," that the Gheewala patent teaches the use of storage elements for observing the operations of an integrated circuit, as called for in the applicants' claims. The applicants' storage elements are recited as part of the probe lines in claims 1 and 10. In contrast, in the Gheewala patent, the "storage elements" are the constituents of the integrated circuit